Verilator co-simulation of one node, and a per-instruction state trace from the golden model #8

Open
opened 2026-11-06 16:01:22 +00:00 by rajames · 0 comments
Owner

JUSTIFICATION.md section 14. There is no node RTL in the tree yet. The golden model has no way to output its state after each instruction (stacks, registers, heat) for a lockstep comparison -- that part can be built now, before the RTL.

JUSTIFICATION.md section 14. There is no node RTL in the tree yet. The golden model has no way to output its state after each instruction (stacks, registers, heat) for a lockstep comparison -- that part can be built now, before the RTL.
rajames added this to the v4.0.0 milestone 2026-11-06 16:01:22 +00:00
rajames added the
kind
feature
priority
must
area/v4
labels 2026-11-06 16:01:22 +00:00
rajames added the
status
backlog
label 2026-11-06 19:06:36 +00:00
Sign in to join this conversation.