This website requires JavaScript.
Explore
Help
Register
Sign In
admin
/
LithosAnanake
Watch
1
Star
1
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
c233cb65364415b798e250afda93cd2b4ea0b9fe
LithosAnanake
/
docs
/
v4.0.0
/
plans
T
History
rajames
and
Claude Opus 5.5
42f8a13914
docs(v4.0.0): the ROM is shared code, GA144-style -- an entry table, a permanent state area
...
Co-Authored-By: Claude Opus 5.5 <
noreply@anthropic.com
>
2026-10-15 11:10:08 -04:00
..
2026-10-06-step6-storage.md
fix(v4.0.0): storage -- what the review of step 6 found
2026-10-07 08:58:52 -04:00
2026-10-07-step6b-post.md
docs(v4.0.0): step 6b -- POST is the kernel's: design, acceptance and plan
2026-10-07 10:27:47 -04:00
2026-10-07-step6c-refusals-and-waits.md
docs(v4.0.0): step 6c -- refusals and waits: rulings, design, acceptance and plan
2026-10-07 19:43:43 -04:00
2026-10-07-step6d-the-wait.md
docs(v4.0.0): step 6d -- the plan; and the wait offers on each port, not one
2026-10-07 22:27:21 -04:00
2026-10-08-step6e-messages-on-the-wire.md
docs(v4.0.0): step 6e -- the plan; a mark on each wire, a sleep woken by a message coming, and the room probe
2026-10-08 12:58:13 -04:00
2026-10-15-machine-step1-rom.md
docs(v4.0.0): the ROM is shared code, GA144-style -- an entry table, a permanent state area
2026-10-15 11:10:08 -04:00